日本語 
TIER IV, the pioneering force behind open-source software for autonomous driving, has joined the Next-Generation Edge AI Semiconductor Research and Development Program led by the Japan Science and Technology Agency (JST) to advance research and development of a software-defined system-on-chip (SoC) for Level 4 autonomous driving. Under the JST program, a research team led by Professor Yoshihiro Kawahara of Graduate School of Engineering, The University of Tokyo, will advance research into use-case-driven, functionally differentiated physical AI chip design. Meanwhile, TIER IV is developing the logic design of an AI chip designed to efficiently process inference for end-to-end (E2E) autonomous driving AI, with the goal of open-sourcing the design assets and associated toolchain.
High-performance computing technologies, including graphics processing units (GPUs), have played a central role in accelerating the rapid evolution of AI. Level 4 autonomous driving, however, requires AI models to operate continuously under real-world and real-time constraints. This calls for a new approach that complements existing high-performance computing technologies while further advancing not only power efficiency, but also adaptability, transparency, and verifiability.
Also Read: South Korea to Launch $3.5B Chip Development Fund
Through this initiative, TIER IV will independently design an AI chip for autonomous driving that supports Autoware, the world’s leading open-source software for autonomous driving, and evaluate its effectiveness as part of an SoC. In addition to the chip’s logic design, TIER IV will open-source the compiler and related toolchain. By making these technologies available, TIER IV aims to establish an open ecosystem in which semiconductor manufacturers can leverage its platform technologies to accelerate the commercialization of SoCs for Level 4 autonomous driving.
Source: PRNeswire
English